This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virignia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/910,531	07/20/2001	Steven C. Miller	062986.0212	2116
7:	590 08/27/2004		EXAM	INER
Baker Botts L.L.P.			BAKER, PAUL A	
Suite 600 2001 Ross Ave	nue		ART UNIT	PAPER NUMBER
Dallas, TX 75	5201-2980		2188	
			DATE MAILED: 08/27/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	09/910,531	MILLER ET AL.			
Office Action Summary	Examiner	Art Unit			
	Paul A Baker	2188			
The MAILING DATE of this communication ap Period for Reply	opears on the cover sheet w	th the correspondence address			
A SHORTENED STATUTORY PERIOD FOR REP THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a re - If NO period for reply is specified above, the maximum statutory perior - Failure to reply within the set or extended period for reply will, by statu. Any reply received by the Office later than three months after the mail earned patent term adjustment. See 37 CFR 1.704(b).		eply be timely filed y (30) days will be considered timely. THS from the mailing date of this communication. ANDONED (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 20.	Responsive to communication(s) filed on 20 July 2001.				
2a) This action is FINAL . 2b) ⊠ Th	This action is FINAL . 2b)⊠ This action is non-final.				
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims					
4) Claim(s) 1-25 is/are pending in the applicatio 4a) Of the above claim(s) is/are withdrest is/are allowed. 5) Claim(s) is/are allowed. 6) Claim(s) 1-25 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and allowed.	awn from consideration.				
Application Papers					
9)☐ The specification is objected to by the Examir	ner.				
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.					
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the corre 11) The oath or declaration is objected to by the E		• •			
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Bure. * See the attached detailed Office action for a list	nts have been received. nts have been received in A ority documents have been au (PCT Rule 17.2(a)).	pplication No received in this National Stage			
Attachment(s)					
1) Notice of References Cited (PTO-892)	Summary (PTO-413)				
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/06 Paper No(s)/Mail Date 		s)/Mail Date nformal Patent Application (PTO-152) 			

Art Unit: 2188

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-4, 6-7, 9-13, 15-16, 18-20, 22, 24 are rejected under 35
U.S.C. 102(e) as being anticipated by Barroso et al, US PGPUB 2004/0088487.

In regards to claim 1, Barroso discloses a multiprocessor system, comprising:

a processing sub-system including a plurality of processors and a processor memory system in figure 1 elements 110, 132;

a scalable network operable to couple the processing sub-system to an input/output (I/O) sub-system in figure 3 element 10 interconnection to element 20;

the I/O sub-system including a plurality of I/O interfaces in figure 3 element 20 peripheral connections;

the I/O interfaces each operable to couple a peripheral device to the multiprocessor system and to store copies of data from the processor memory

Art Unit: 2188

system in the local cache for use by the peripheral device figure 2, I/O BUS and element 211; and

a coherence domain comprising the processors and processor memory system of the processing sub-system and the local caches of the I/O sub-system in paragraph 12.

In regards to claim 2, Barroso discloses at least one of the I/O interfaces comprises a Peripheral Component Interconnect (PCI) interface in figure 2 element 250.

In regards to claim 3, Barroso discloses the scalable network comprises a plurality of routers in figure 2 element 243 and figure 1 element 143.

In regards to claim 4, Barroso discloses the processor memory system comprising a plurality of discrete processor memories in figure 1 element 132.

In regards to claim 6, Barroso discloses the processor memory system including a directory operable to identify data cached in an I/O interface in paragraph 51.

In regards to claim 7, Barroso discloses the processor memory system operable to invalidate copy of data stored in a local cache of an I/O interface response to a request for the data by a processor in paragraph 64, a request for

Art Unit: 2188

exclusive access to data located within an I/O cache requires invalidation of that data as required by the MESI cache coherency protocol disclosed in Barroso in paragraph 42.

In regards to claim 9, Barroso discloses a method for maintaining data at input/output (I/O) interfaces of a multiprocessor system, comprising:

coupling a plurality of processors to a processor memory system in figure 1 element 110 connected to element 132 via element 122;

coupling a plurality interfaces to the processor memory in figure 3 element 20;

coupling a peripheral device to each interface in figure 3 disks attached to element 20;

caching copies of data in the processor memory system in the I/O interfaces for use by the peripheral devices in figure 2 element 211; and maintaining coherence between the copy of data in the I/O interfaces and data the processor memory system in paragraph 12.

In regards to claim 10, Barroso discloses at least one of the interfaces comprises a Peripheral Component Interconnect (PCI) interface in figure 2 element 250.

Art Unit: 2188

In regards to claim 11, Barroso discloses coupling the I/O interfaces to the processor memory system through a scalable network in figure 3 element 10 interconnection to element 20.

In regards to claim 12, Barroso discloses coupling the I/O interfaces the processor memory system through a scalable network comprising a plurality of routers in figure 2 element 243 and figure 1 element 143.

In regards to claim 13, Barroso discloses the processor memory system comprises a plurality of discrete processor memories in figure 1 element 132.

In regards to claim 15, Barroso discloses identifying in the processor memory system data having a copy cached in the I/O interfaces in paragraph 51.

In regards to claim 16, Barroso discloses invalidating a copy of data cached an I/O interface in response to a request by a processor for the data; and

releasing the data to the processor after invalidation of the copy in the I/O interface in paragraph 64, a request for exclusive access to data located within an I/O cache requires invalidation of that data as required by the MESI cache coherency protocol disclosed in Barroso in paragraph 42.

In regards to claim 18, Barroso discloses an input/output (I/O) interface, comprising:

Art Unit: 2188

a peripheral communications port in figure 2 element 250;

a local cache operable to store copies of data from a processor memory coupled to the I/O interface in figure 2 element 211; and

a resource manager operable to invalidate outdated data from the local cache maintain coherence with the processor memory in paragraph 51.

In regards to claim 19, Barroso discloses the interface is a Peripheral Component Interconnect (PCI) interface in figure 2 element 250.

In regards to claim 20, Barroso discloses the resource manager further operable to invalidate copies of data from the local cache in response to instructions from the processor memory in paragraph 51.

In regards to claim 22, Barroso discloses a method for interfacing a peripheral device with a multiprocessor system, comprising:

storing copies of data in a processor memory system of the multiprocessor system in a local I/O memory at an interface for the peripheral device in figure 2 element 211; and

maintaining coherence between data in the processor memory system and copies of data in the local I/O memory in paragraph 12.

In regards to claim 24, Barroso discloses 24. The method of Claim 22, further comprising maintaining coherence between data in the processor memory

Art Unit: 2188

system and copies of data in the local I/O memory by at least removing copies data from the local I/O memory in response to instructions from the processor memory system in paragraph 51.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 5 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Barroso et al, US PGPUB 2004/0088487 in view of Culler et al. "Parallel Computer Architecture".

In regards to claims 5 and 14, Barroso does not disclose the discrete processor memories are each dedicated to a processor. Barroso discloses a variant of the Non-Uniform Memory Architecture (NUMA), wherein memory access time between an intra-node memory access time is not equal an internode memory access. However all intra-node memory accesses are equal (UMA or SMP). Culler discloses in figure 8.4 the different variations of NUMA systems (Barroso's architecture is 8.4b). Figure 8.4c shows a NUMA configuration in which each processor has it's own dedicated memory. The benefits and drawbacks of snooping vs. directory based cache coherency schemes are well

Art Unit: 2188

known in the art (primarily that snooping requires less die space (and all associated benefits such as reduced cost, lower power consumption, etc.) but does not scale very well beyond a certain number of nodes since snooping injects more traffic on the interconnects compared with directory based approaches). For Barroso's system, the eight processors are approximately the maximum number of nodes a snooping interconnect can have before scalability becomes an issue. If one of ordinary skill in the art were to scale Barroso's node depicted in figure 1 to 16 or more processors (assuming 2ⁿ processors per node), it would be obvious to them (at the time of applicant's invention) to migrate Barroso's Snooping-Directory based NUMA system to a Directory-Directory NUMA system. This migration does not affect the operation of any portion of Barroso's invention that has been used to reject applicant's claimed invention. Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to have each processor posses it's own discrete memory.

Claims 8 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Barroso et al, US PGPUB 2004/0088487 in view of Sharma et al. US Patent 6,085,263.

In regards to claim 8, Barroso does not disclose the I/O interfaces each operable to pre-fetch data from the processor memory and to store the data in the local cache for use by a corresponding peripheral device, Sharma discloses the use of prefetching in an I/O processor in column 4 lines 12-19. Sharma states

Art Unit: 2188

that by prefetching data to be placed in an I/O processor cache in the manner disclosed reduces the latency of the system. Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to prefetch data into a I/O cache to increase system performance.

In regards to claim 17, Barroso does not disclose pre-fetching data from the processor memory system; and

caching the data in an interface for use by a corresponding peripheral device, Sharma discloses the use of prefetching in an I/O processor in column 4 lines 12-19. Sharma states that by prefetching data to be placed in an I/O processor cache in the manner disclosed reduces the latency of the system.

Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to prefetch data into a I/O cache to increase system performance.

Claims 21,23 and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Barroso et al, US PGPUB 2004/0088487 in view of Bourne et al. US PGPUB 2003/0120875.

In regards to claim 21, Barroso does not disclose a copy of data is outdated upon expiration of a time period for storage of the copy. Bourne et al. discloses invalidating cache entries in an I/O cache when an associated time period of the cache entry expires for the purpose achieving a balance between caching stale data and evicting valid data within the cache. Bourne et al. is

concerned with caching network traffic entering the PCI bus via the network controller (figure 3 element 320). Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to use time stamps (and invalidations) to enforce strict temporal locality rules for the I/O cache.

In regards to claim 23, Barroso does not disclose maintaining coherence between data in the processor memory system and copies of data in the local memory by at least removing outdated copies of data from the local I/O memory. Bourne et al. discloses invalidating cache entries in an I/O cache when an associated time period of the cache entry expires for the purpose achieving a balance between caching stale data and evicting valid data within the cache. Bourne et al. is concerned with caching network traffic entering the PCI bus via the network controller (figure 3 element 320). Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to use time stamps (and invalidations) to enforce strict temporal locality rules for the I/O cache.

In regards to claim 25, Barroso does not disclose a copy of data is outdated upon expiration of a time period for storage of the copy. Bourne et al. discloses invalidating cache entries in an I/O cache when an associated time period of the cache entry expires for the purpose achieving a balance between caching stale data and evicting valid data within the cache. Bourne et al. is concerned with caching network traffic entering the PCI bus via the network

Art Unit: 2188

controller (figure 3 element 320). Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to use time stamps (and invalidations) to enforce strict temporal locality rules for the I/O cache.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paul A Baker whose telephone number is (703)305-3304. The examiner can normally be reached on M-F 10am-6:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (703)306-2903. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-

free)

PB

MANO PADMANABHAN SUPERVISORY PATENT EXAMINER

Mais Chandhas